Dietmeyer's paper [1] is examined by applying a new synthesis algorithm. The minimum NOR gate realization thus obtained is used to illustrate the nonoptimality of their approach and to question their definition of delay. Arguments are advanced for synthesis with simple modules.
INTRODUcTION
An algorithm for the synthesis of combinational logic circuits from a collection of functionally packaged circuits was recently published [1] . This algorithm is based on functional decomposition techniques and is intended to produce realizations minimizing some design goal. The principal example of the Schneider and Dietmeyer paper, a problem involving 4 outputs and 5 variables, is repeated in Fig. 1 . For convenience, the five library modules of relevance here' are presented in Fig. 2 . These modules consists of NOR gates except for module a20 which also contains a NAND gate. We also repeat the networks of Figs. 13 and 14 of [1] , the "minimum delay" and "minimum cost" realizations derived by Schneider and Dietmeyer, as our Figs. 3 and 4. In deriving these networks, the primary goals were minimizing delay and minimizing cost, respectively.
DEFINITION OF DELAY AND COST
The delay at a module output wj (see Fig. 2 
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The cost of a solution is computed in [1] as the sum of the number of gates in each module used in a solution, whether or not a particular gate actually participates in the solution. Such a cost figure is unavoidable if it is necessary to use such modules. This cost figure forms an upper bound on the number of gates actually used.
COMPARISON WITH AN ALTERNATE APPROACH
An algorithm developed by Davidson [2] for the synthesis of either NAND networks or NOR networks was applied to the problem of Fig. 1 . Since the available modules of Fig. 2 contain primarily NOR gates, a NOR solution was synthesized. An 8-gate solution was found and proven to contain the minimum number of gates.
Our solution was then packaged using the modules of Fig. 2 , resulting in the network of Fig. 5 . Two unused gates are introduced in the a2s modules, raising the cost to 10 gates, which is 4 gates fewer than the "minimum cost" solution of Schneider and Dietmeyer presented in Fig. 4 . The Schneider-Dietmeyer delays of the required outputs yI, Y2, y3, and y3 are 3, 2, 5, and 2, respectively, for the network of Fig. 5 . These delays are larger than 3, 2, 4, and 2, the delays of the Schneider-Dietmeyer "minimum delay" network shown in Fig. 3 . However, counting actual delays instead, our network incurs actual delays of 3, 2, 3, and 2, whereas the actual delays of the "minimum delay" network are 2, 2, 4, and 2. Thus, by using a different set of modules from the library of available modules, our network realizes not only a savings of 4 gates with respect to the Schneider-Dietmeyer "minimum cost" network, but also a savings of 1 in the maximim actual delay with respect to the Schneider-Dietmeyer "minimum delay" network.
Let us now examine the relative efficiency of the two algorithms. The Schneider-Dietmeyer program required 2 hours and 18 minutes to produce the solution of Fig. 3 with an IBM 1620 Model II computer program. Our algorithm, as programmed for a CDC 1604A computer, required 4.5 seconds to produce the minimum-gate solution and prove its minimality.2 A direct comparison of program run times is complicated by the fact that different machines and compilers were used and that the Schneider-Dietmeyer solution is packaged, whereas our solution was proven minimal but had to be packaged into modules by hand. However, even if differences in the speeds of machines and compilers are discounted, the difference in program run time appears considerable. This difference would be further increased if the Schneider-Dietmeyer algorithm attempted backtracking to prove the optimality of results. Such backtracking is accomplished by our algorithm.
CONCLUSIONS
We conjecture that the Schneider-Dietmeyer approach is greatly hindered by a) having to select applicable modules from a large set of modules, and b) having to consider modules which are logically complex. This conjecture is supported by the apparent preference of Karp et al. [3] for a) a small set of modules, and b) logically simple modules. Restricting the set of modules to a) one module, and b) NOR gates presents an extreme case of both criteria. This is indeed the approach taken for our algorithm. The previously reported results obtained by using our algorithm on the Schneider-Dietmeyer example further strengthen the above conjecture.
If packaging of the resulting NOR gate solution into more complex modules is required, a packaging algorithm can be applied. Effective procedures for packaging have been developed, for example by Haspel [4] . Packaging our solution into the Schneider-Dietmeyer modules was not difficult, as evidenced by the hand-generated network of Fig. 5 . There is, to be sure, a possible loss of minimality due to serializing the two operations of decomposition and packaging. In this case, however, any loss of minimality is more than compensated for by the increase in efficiency of the decomposition algorithm; a comparison of Figs. 3, 4 , and 5 attests to this fact.
A careful reading of the Schneider-Dietmeyer paper indicates the nonoptimal nature of the approach taken and leads one to question the advisability of using the word "minimum" for their network realizations.
